O.P.Code: 18CS0505

R18

H.T.No.

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

B.Tech II Year I Semester Supplementary Examinations June-2024 COMPUTER ORGANIZATION & ARCHITECTURE (Common to CSE & CSIT)

		(Common to CSE & CSIT)	Max. N	Tarks	. 60			
Time: 3 Hours			wax. I	Idiks	. 00			
PART-A								
		(Answer all the Questions $5 \times 2 = 10$ Marks)	CO1	L1	2M			
	1	a What are the types of Addressing modes?		L1	2M			
		b What are the different types of data representation?		L2	2M			
		c Compare hardwired control unit with micro programmed control unit.	CO4	L2	2M			
		d Draw the diagram IO subsystem.	CO5	L1	2M			
		e Define pipelining and mention various interconnection structures. PART-B						
		(Answer all Five Units $5 \times 10 = 50$ Marks)						
		UNIT-I						
	2	a Write in detail about Data Manipulation Instructions with examples.	CO ₁	L1	5M			
	2	b List the types of instruction sets available with suitable example	CO1	L2	5M			
		instructions. OR						
			CO1	L1	5M			
	3	a Write about input-output subsystems with neat diagrams?b With a neat sketch discuss about the Functional Units of Computer.	CO1	L2	5M			
		b With a neat sketch discuss about the Functional Office of Conf.						
		Outline the H/W Flowchart and write algorithm for Division non-	CO2	L2	10M			
	4							
		restoring with an Example. OR						
	_	Interpret the step by step signed-operand multiplication process using	CO ₂	L3	10M			
	5	Booth's algorithm When (-9) and (-13) are multiplied. Assume 5-bit						
		registers to hold signed numbers and (-9) to be the multiplicand.						
		UNIT-III						
	_	a Explain the concept of Register Transfer Logic (RTL) with suitable	CO3	L1	5M			
	6	a Explain the concept of Register Transcer = 18 ()						
		b Explain the way of constructing a 4-line common bus system with a neat	CO3	L1	5M			
		diagram.						
		OR						
	7	a "Micro pragrammed unit is slower than hardwired unit" justify the	: CO3	L2	5M			
	′	statement			# D #			
		b Write in detail about Logic Micro Operations with neat representations?	CO3	L2	5M			
		UNIT-IV						
	8	Consider the following Page reference string:	CO4	L3	10M			
	0	7.0.1.2.0.3.0.4.2.3.0.3.2.1,2,0,1,7,0,1.						
		Explain the FIFO and LRU page replacement algorithms.						
		OR	CC !	т о	CNA			
	9	a Discuss about any two memory mapping procedures in cache memory.	CO4		6M 4M			
		b Explain the working of DMA.	CO ₄	L2	-+1VI			

UNIT-V

10	a	Draw 8×8 omega switching network with explanation.	CO5	L1	4M
	b	Define parallel processing? How one can achieve parallel processing with	CO5	L2	6M
		single CPU?			
		OR			
11	a	Discuss about throughput and speed up of pipelining?	CO5	L2	5M
	b	Describe the cache coherency in detail.	CO5	L2	5M
		*** END ***			